Lec10 - 1 IS C351(Computer Organization& Architecture 1...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 IS C351(Computer Organization & Architecture) 1 Computer Organisation & Architecture IS C351 First Semester 2008-2009 Lecture #10 http://discovery.bits-pilani.ac.in/discipline/csis/virendra/isc351/coarc.htm Lecture Contents: 1. Interconnection Structures 2. Bus Interconnection 3. Bus design Issues 2 IS C351(Computer Organization & Architecture) 2 Connecting • All the units must be connected • Different type of connection for different type of unit — Memory — Input/Output — CPU 3 IS C351(Computer Organization & Architecture) 3 Memory Connection • Receives and sends data • Receives addresses (of locations) • Receives control signals — Read — Write — Timing CPU Connection • Reads instruction and data • Writes out data (after processing) • Sends control signals to other units • Receives (& acts on) interrupts 4 IS C351(Computer Organization & Architecture) 4 Input/Output Connection • Similar to memory from computer’s viewpoint • Output — Receive data from computer and send data to peripheral • Input — Receive data from peripheral and send data to computer • Receive control signals from computer • Send control signals to peripherals...
View Full Document

{[ snackBarMessage ]}

Page1 / 17

Lec10 - 1 IS C351(Computer Organization& Architecture 1...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online