{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

lab1 - Massachusetts Institute of Technology Department of...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory (Spring 2004) Laboratory 1 - Logic Analyzers, Digital Oscilloscope, and PALs Issued: February 4, 2004 Checkoff and Report Due: February 20, 2004 Introduction This lab assignment introduces you to important tools and devices that we will be using through- out the term. You will be introduced to the following: HP 1662AS, a multichannel logic analyzer with an integrated two-channel digital scope. 74LS TTL series chips, including the ‘00, ‘04, ‘163, ‘393, ‘74 74HC00, a CMOS NAND gate 1.8432 MHz Crystal Oscillator Warp 6.3 for Windows (for Verilog programming) PAL programmers to program a 22V10 Programmable Array Logic (PAL) TTL and CMOS voltage levels Karnaugh Maps and Boolean Algebra Simple Verilog Latches and Flip-flops, Simple Sequential and asynchronous circuits 7-segment Display The following are relevant handouts that you should be using in conjunction with this lab: Lectures 1-5 Safety Memo How to use the Logic Analyzer/Oscilloscope Procedure This lab is divided into several exercises to guide you through the design, construction, and debugging process. You will be asked to wire circuits for many of the exercises. Save all of these circuits until you have completed the lab as many of these circuits might be reused in subsequent parts of this lab. 1. Read and understand the whole assignment. 2. Design, build, test, debug, and fix each exercise in turn. Be sure to answer all the questions in the report template before you get checked off. You do NOT have to get checked-off on a exercise before proceeding to the next one. For each exercise, be sure to have the appropriate figures ready. Turn in the completed report template to your TA after your checkoff. 1
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Exercise 1: TTL/CMOS Static Electrical Characteristics The logic values of 1 and 0 are represented by voltage levels in the hardware logic implementa- tion. The voltage levels and other electrical characteristics are not standardized from one logic family to another. 6.111 will use both TTL (Transistor-Transistor Logic) and CMOS (Comple- mentary Metal-Oxide Semiconductor) logic. The voltage ranges for the two logic families are not compatible. In this exercise, you will first measure the electrical characteristics of a TTL and CMOS gate using the circuit in Figure 1. Wire up this circuit using a 74LS00 part. Do not forget to wire power and ground! These connections are usually omitted from logic diagrams, as the power and ground of the 74LS series are generally the top-right and bottom-left pin, respectively. Typically, the top of the chip has a small semi-circular cutout, or a white dot next to pin 1.
Image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern