memorytutorial

memorytutorial - Creating and Simulating Memories in...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Creating and Simulating Memories in MaxPlus2 and ModelSim Author: Frank Honoré Spring 2004 Altera’s Flex10K family of FPGA’s supports the efficient implementation of memory blocks such as RAM through the use of Embedded Array Blocks (EABs) in the architecture. To use this feature, a RAM can be defined using the Megafunction Wizard by following the steps outlined below. This example will construct a 256 location by 8- bit wide RAM and simulate it using Modelsim. Detailed timing information for EAB memories is described in the Flex10K datasheet on pages 61-69. 1. Start MAX+plusII 2. Create the memory model using the MegaWizard File -> MegaWizard Plugin Manager 3. Select Create new custom megafunction 4. In the lefthand box, double-click ‘storage’ and select LPM_RAM_DQ. 5. Check Verilog HDL for output file choice 6. Choose a name and path for the output files (eg. U:\ram\ramdq_8x8) 7. Click Next 8. For this example, create a combinational (non-registered) memory block that has 8 bit input and 8 bit address. Uncheck all ports for "Which ports should be registered?"
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

memorytutorial - Creating and Simulating Memories in...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online