# q2 - MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of...

This preview shows pages 1–6. Sign up to view the full content.

1 of 12 MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences Introductory Digital Systems Lab (6.111) Quiz #2 - Spring 2003 Prof. Anantha Chandrakasan and Prof. Don Troxel Student Name: Problem 1 (24 Points): _____________________ Problem 2 (30 Points): _____________________ Problem 3 (18 Points): _____________________ Problem 4 (28 Points): _____________________ Total (100 Points): _____________________

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
2 of 12 Problem 1: FPGA (a) Consider an FPGA architecture with three identical 4-input SRAM based lookup tables. For this problem do not worry about the circuits to perform the write operation into the SRAM. Each SRAM is shown to have 4 inputs (i.e., address bits) and one output bit. Draw the circuit diagram for using the three SRAMs shown below to implement an arbitrary function Y of 5-input variables A 4 A 3 A 2 A 1 A 0 ? Do not add any additional components. (8 points) SRAM1 SRAM2 SRAM3 in 0 in 1 in 2 in 3 Y
3 of 12 (b)Fill in the table below for SRAM3 corresponding to the implementation in part (a). What is the function imple- mented by SRAM3? Explain. (8 points) in 3 in 2 in 1 in 0 Y

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
4 of 12 (c) Consider the following CLB (Configurable Logic Block) of the Virtex-II FPGA (as shown in lecture). This CLB is configured (bold lines indicate the signal paths chosen) to implement a full adder. What is the function imple- mented in the 4-input lookup table (LUT)? What are the functions OUT1 and OUT2? (8 points) OUT2 A B Cin LUT of 4 inputs OUT1
5 of 12 Problem 2: Finite State Machine Design for a Successive Approximation ADC The block diagram below shows a 4-bit A/D converter using the successive approximation algorithm. The ADC takes in an analog input ( Analog_In ) and converts it to a 4-bit digital output ( Digital_Out ). The signal Done is valid for one clock cycle indicating when the Digital_Out signal is valid. The

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 07/21/2009 for the course EECS 6.111 taught by Professor Prof.ananthachandrakasan during the Spring '04 term at MIT.

### Page1 / 12

q2 - MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online