quiz - MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 of 10 MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences Introductory Digital Systems Lab (6.111) Quiz - Spring 2004 Prof. Anantha Chandrakasan Student Name: Problem 1 (16 Points): _____________________ Problem 2 (24 Points): _____________________ Problem 3 (24 Points): _____________________ Problem 4 (16 Points): _____________________ Problem 5 (20 Points): _____________________ Total (100 Points): _____________________
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 of 10 Problem 1: Sequential Building Block Characterization: Consider the following implementation of a register. Assume that an inverter has a delay of 1 and that the switch is ideal. The switch is closed when the control input is high. (a) What type of register is shown above (circle one)? (4 points) positive edge-triggered negative edge-triggered (b) What is the setup time ( t su ), hold time ( t hold ), and propagation ( t cq ) delay. Assume that CLK and CLK are ideal (i.e., the delay to derive CLK from CLK is zero). (12 points) D Master (inverting) Latch Slave (inverting) Latch CLK CLK CLK CLK Q
Background image of page 2
3 of 10 Problem 2: Clock Gating Circuit Assume for the entire problem that the counter reset is synchronous . (a) Consider the one second clock from lab2. The 1Hz enable is derived from the circuit below (the clock is the 1.8432Mhz clock). Assume that a global reset signal puts the count to 0 (the circuit is not shown here). Suppose the 1Hz enable is used to clock other circuits that need to be updated once per second (e.g., the register shown below). Identify the main problem with this circuit. (4 points) (b) The following is a simple modification that is proposed to solve the problem of part (a). The counter is negative edge-triggered and the AND gate is introduced before the register clock. Assume that the AND gate is ideal (i.e., has zero delay). Does this circuit fix the problem of part (a)? If so, under what conditions
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/21/2009 for the course EECS 6.111 taught by Professor Prof.ananthachandrakasan during the Spring '04 term at MIT.

Page1 / 10

quiz - MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online