ASM_problems - EE2006: Digital circuit design Synchronous...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
EE2006: Digital circuit design 1 Synchronous Digital State Machine Design ASM Chart Circuit Realization 1. Given the ASM chart of Figure 1(a) below, (a) Complete the corresponding timing diagram in Figure 1(b). (b) Construct the next state table for the machine. (c) Realize the state machine by using the traditional method. Draw a detailed and complete circuit diagram. (d) Realize the state machine by using the PLA method. Draw a detailed and complete circuit diagram. Assume that the given PLA device has 4 inputs, 4 outputs and 8 product terms. Figure 1(a) 2. Given the timing diagram in Figure 2, (a) Make a block diagram of the state machine showing the inputs and outputs. (b) Reconstruct the ASM chart. (c) Find the next state table for the state machine. (d) Realize the controller by the traditional method using D flip flops. Draw a detailed and complete circuit diagram of the controller. Figure 1(b)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE2006: Digital circuit design 2 Figure 2 3. Figure 3(a) shows the ASM chart of a state machine called the “controller” in Figure 3(b) which is controlling a D FF by sending it synchronous LD and CLR signals. The FF (“controlled circuit element”) in turn gives a feedback signal, FLAG, to the controller. The D FF has synchronous load and clear inputs, and its D input is permanently at 1. Figure 3(a)
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 5

ASM_problems - EE2006: Digital circuit design Synchronous...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online