{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Chapter6 - EE2006 Digital Design/S Ranganath VI Synchronous...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EE2006 Digital Design /S Ranganath VI - 1 VI. Synchronous Digital Circuit Design Clocked synchronous state machines ¾ State machine structures – Mealy and Moore types. Analysis of state machines. Algorithmic state machine (ASM) chart notation. Synthesis of state machines from ASM Chart ¾ Traditional ¾ PLD method ¾ Multiplexer method ¾ One-hot method. Practical Design Considerations (clock skew, input signal sync) Design examples – a few, diverse examples illustrating the top- down digital circuit design process. ¾ Modular design of state machines – examples.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon