This preview shows page 1. Sign up to view the full content.
Unformatted text preview: The University of Texas at Dallas Dept. of Electrical Engineering EE 6303: Testing and Testable Design HW # 1: Due on Thursday, Sept. 4, 2008 When you submit your homeworks, to help us grade and identify your work, you need to comply with the following guidelines carefully: Have a cover page for your homework and write clearly: (1) your name as it appears in your student ID card , (2) course name/number, and (3) homework number. Identify the problems clearly by starting the solution of each problem on top of a new page and putting the problem number as given in the homework description. For example, for the problem 1 in this homework, you can put: HW#1 – Problem 1 on top of the page. Please staple the solution pages in order as given in the homework description. If you don’t have a solution for a problem, put a blank page with the problem number on top. 1. Going toward nano-scale CMOS and then real nanometer devices (e.g. single-molecule switches and nanotube electron connections) will require a fresh look at chip testing. Search the Internet and our library to find anelectron connections) will require a fresh look at chip testing....
View Full Document
This note was uploaded on 08/23/2009 for the course EE 6303 taught by Professor Mehrdadnourani during the Fall '08 term at University of Texas at Dallas, Richardson.
- Fall '08
- Electrical Engineering