L20 Moore Laws and Beyond

L20 Moore Laws and Beyond - Moore's Law and Beyond! 6.371...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
L20 – Moore’s Law and Beyond 1 6.371 – Fall 2002 11/13/02 Moore’s Law and Beyond!
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
L20 – Moore’s Law and Beyond 2 6.371 – Fall 2002 11/13/02 Exponential Increases in Computing 1890-1945 Mechanical Relay 7-year doubling 1945-1985 Tube, transistor,. . 2.3 year doubling 1985-2010 Microprocessor 1.0 year doubling 2010-Future Nanoscale? <1 year doubling 1.E-06 1.E-03 1.E+00 1.E+03 1.E+06 1.E+09 1880 1900 1920 1940 1960 1980 2000 doubles every 7.5 years doubles every 2.3 years doubles every 1.0 years ops per second/$ Combination of Hans Moravac + Larry Roberts + Gordon Bell WordSize*ops/s/sysprice From Gray Turing Award Lecture
Background image of page 2
L20 – Moore’s Law and Beyond 3 6.371 – Fall 2002 11/13/02 End of the Roadmap CMOS ± International Technology Roadmap for Semiconductors, 2001 edition ± Many major research challenges if roadmap is to be sustained ± End of the Roadmap (EOTR) at 22nm technology node (9nm gate length)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
L20 – Moore’s Law and Beyond 4 6.371 – Fall 2002 11/13/02 Challenges for EOTR CMOS Devices ± MOS performance, especially in low-power leakage-constrained environments ± Manufacturing of new transistor structures, dual-gate structures, FinFETs ± Using new high-K gate dielectrics ± Mask making and lithography ± Device Variability
Background image of page 4
L20 – Moore’s Law and Beyond 5 6.371 – Fall 2002 11/13/02 Leakage Current Challenge ± Gate loses control over channel with smaller feature sizes ± Off/On current ratio rises [ Intel ]
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
L20 – Moore’s Law and Beyond 6 6.371 – Fall 2002 11/13/02 Depleted Substrate Transistor ± Use Silicon-On-Insulator (SOI) technology with very thin active layer ± Problems with silicon planarity and heating [ Intel ]
Background image of page 6
L20 – Moore’s Law and Beyond 7 6.371 – Fall 2002 11/13/02 FinFET, UC Berkeley Source Drain Gate 2 Gate 2 Fin Width = T Si 2*Fin Height = W Current Flow Gate 1 Gate 1 Gate Length = L gate Conventional MOSFET Source Drain Source Gate FinFET Gate Source Drain Source
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
L20 – Moore’s Law and Beyond 8 6.371 – Fall 2002 11/13/02 Intel Tri-Gate Structure
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 24

L20 Moore Laws and Beyond - Moore's Law and Beyond! 6.371...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online