lecture41 - Lecture 41, Slide 3 EECS40, Fall 2003 Prof....

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 41, Slide 1 EECS40, Fall 2003 Prof. King Lecture #41 ANNOUNCEMENTS • No extra credit will be awarded for late Tutebots! • Chunlong’s students should return their kits directly to him next week OUTLINE – CMOS layout example – Logic circuit example – Diode circuit example Lecture 41, Slide 2 EECS40, Fall 2003 Prof. King metal (clear) CMOS Layout Example V DD GND OUT V A V B n-well (dark) oxide (dark) gate (clear) contact (dark) select dark)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Lecture 41, Slide 3 EECS40, Fall 2003 Prof. King Logic Circuit Example B t A,B,C 1 t p 2 t p 3 t p C A D E F t D 1 t p 2 t p 3 t p t E 1 t p 2 t p 3 t p t F 1 t p 2 t p 3 t p Lecture 41, Slide 4 EECS40, Fall 2003 Prof. King Diode Circuit Example Sketch v out ( t ), assuming that the diode is a perfect rectifier: + v in ( t ) 10 k 2 V + 10 k + v out ( t ) t 5-5 v in (V)...
View Full Document

Page1 / 2

lecture41 - Lecture 41, Slide 3 EECS40, Fall 2003 Prof....

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online