This preview shows page 1. Sign up to view the full content.
Unformatted text preview: assign vga_out_sync_b = 1'b1; 2. Delay by 2 pixel clock the signal HSYNC and VSYNC going to VGA (i.e., two back to back registers) 3. Composite vga_out_blank_b to VGA chip is (HBLANK AND VBLANK)...
View Full Document
This note was uploaded on 08/23/2009 for the course EECS 6.111 taught by Professor Prof.ananthachandrakasan during the Spring '04 term at MIT.
- Spring '04