class09 - USC Signal Integrity Lab Course 2 Ansoft High...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
1 USC Signal Integrity Lab Course 2 Ansoft High Frequency Structure Simulator (HFSS) ELCT 762 USC
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Driven Terminal Problem Analyze two micro strip lines that pass through via. Analyze the impact of return loss and insertion loss. (S11, S21 ) Use the 4 layer PCB in the following stack up. Analyze the PCB at a size of 2 x 2 inch
Background image of page 2
3 Stack up 1 Copper 1OZ 1.4 Sig 5 mil / 10 mil space FR4 DK = 4.1 5 2 copper 1 OZ 1.4 GND FR4 DK = 4.1 47 3 copper 1 OZ 1.4 GND FR4 DK = 4.1 5 4 copper 1 OZ 1.4 Sig 5 mil / 10 mil space total thickness ( mil ) 62.6 1 mil = 0.001 inch, Signal trace width = 5 mil Signal to signal space = 20 mil
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Configuration Start HFSS Save file Insert HFSS design Setup solution type: Driven Terminal Setup grid to 0.1 inch
Background image of page 4
5 Structure Design Draw a BOX at: 0, 0, 0, size: 2, 2, 0.005 inch. Assign material: FR4_epoxy. Set transparent: 0.7 Rename it: FR4_1 Draw 2 nd BOX at 0, 0, 0.005, size: 2, 2, 0.0014 inch. Assign material: Copper. Set transparent: 0.7 Rename it: GND1 Draw 3 rd BOX at 0, 0, 0.0064, size: 2, 2, 0.047 inch. Assign material: FR4_epoxy. Set transparent: 0.7 Rename it: FR4_2 Select GND1 by clicking in command history window. Click: Edit-> copy, and Edit -> Paste. Now, GND2 is copied from GND1 and is placed at the exact same location! Double Click GND2 (create box) at command history window. At property window, put 0, 0, 0.0534 as new origin. This moves GND2 to upper layer
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Stack up Design Do the same thing to copy FR4_1 and make it FR4_3. Put new origin as: 0, 0, 0.0548 Now the stack up is ready. It has two ground layers and 3 FR4 layers. Grey color is for FR4 and Blue is for GND Side view of PCB stackup
Background image of page 6
7 Add signal trace Draw a BOX at: 0, 1, 0.0598, size: 1.005, 0.005, 0.0014 inch Rename it: Trace1, Assign Material: Copper. Change the color to: RED Copy Trace1, and Paste it. Now you got trace2. Change trace2’s original at 0.995, 1, 0 inch, size: 1.005, 0.005, -0.0014 inch Now Trace1 and Trace2 are on two different sides of the PCB. They are located at center and overlap each other by 10mil. In order to see both traces, you need to set transparent property of all drawing to be ~ 0.7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8
Background image of page 8
9 What is via and anti-via What is via & anti-via What does via do? What does anti-via do?
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Add via and anti-via Click the cylinder icon, draw a cylinder between two traces. Change the current position to: 1, 1.0025, 0 inch , radius: 0.005 and height: 0.0598 inch. Assign the material: copper . Change the color: RED Rename it: via1 Do another cylinder ( 10mil radius ), assign material: Fr4_epoxy , rename it: anti_via1 Two cylinders overlap and center at same location. -- this will cause a problem and confuse the software! Why?
Background image of page 10
11 Bolean function The overlap of two different materials will cause design error. This can be corrected by using Boolean function – subtract. In command history window, hold: Ctrl key
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/23/2009 for the course ECLT 762 taught by Professor Yinchaochen during the Spring '03 term at South Carolina.

Page1 / 48

class09 - USC Signal Integrity Lab Course 2 Ansoft High...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online