{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

chap4_2 - Principles of VLSI Design Performance Estimation...

Info icon This preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Principles of VLSI Design Performance Estimation CMPE 413 1 UMBC U M B C U N I V E R S I T Y O F M A R Y L A N D B A L T I M O R E C O U N T Y 1 9 6 6 Transistor Sizing So far, we have assumed that to get symmetric rise and fall times: Does this rule reduce overall delay ? Therefore, in self-loaded circuits (circuits without significant routing capaci- tance and fanouts), equal sized devices can be used to reduce power dissipa- tion and area without sacrificing performance (overall delay). W p 2 3 ( 29 W n × W p 2 W n = Assume G 1 G 2 3C eq 3C eq W p W n = Assume G 1 G 2 2C eq 2C eq t inv pair t fall t rise + = C eq = C d + C g R 1 2 + ( 29 C eq 2 R 2 --- 1 2 + ( 29 C eq + = = 6 RC eq R 1 1 + ( 29 C eq 2 R 1 1 + ( 29 C eq + = = 6 RC eq Half the resistance since p is twice as wide but twice the resistance per unit area.
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Principles of VLSI Design Performance Estimation CMPE 413 2 UMBC U M B C U N I V E R S I T Y O F M A R Y L A N D B A L T I M O R E C O U N T Y 1 9 6 6 Stage Ratio How do we drive large load capacitances, e.g. off-chip wires via the I/O pads, long buses, etc. ? By using a chain of inverters, where each successive inverter is larger than the previous one. What is the optimal value of a (the stage ratio) that both • Minimizes the delay through the chain. • Minimizes the area and power. The magic number a is e (~2.7) - see analysis in book. The optimal value may vary depending on process parameters. G 1 G 2 1 a G 3 a 2 G 4 a 3
Image of page 2
Principles of VLSI Design Performance Estimation CMPE 413 3 UMBC U M B C U N I V E R S I T Y O F M A R Y L A N D B A L T I M O R E C O U N T Y 1 9 6 6 Power Dissipation Two components of power dissipation in CMOS circuits: Static power Dynamic power Static power dissipation: Reverse-bias leakage current through parasitic diodes formed by source/ drain diffusion and n-well diffusion. Through-current of pseudo-nMOS devices. Subthreshold conduction (current that flows when V in < V tn ). Becoming more important as power supply is scaled down.
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Principles of VLSI Design Performance Estimation CMPE 413 4 UMBC U M B C U N I V E R S I T Y O F M A R Y L A N D B A L T I M O R E C O U N T Y 1 9 6 6 Static Dissipation Reverse-bias leakage current Total Static Power dissipation: I A d I s e qV kT ------- 1 = where I s = the saturation current.
Image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern