lecture01 - CSE477 VLSI Digital Circuits Fall 2001 Lecture...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE477 L01 Introduction.1 Irwin&Vijay, PSU, 2001 CSE477 VLSI Digital Circuits Fall 2001 Lecture 01: Introduction Vijay Narayanan (www.cse.psu.edu/~vijay) www.cse.psu.edu/~cg477 [Adapted in part from Rabaey’s Digital Integrated Circuits ]
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CSE477 L01 Introduction.2 Irwin&Vijay, PSU, 2001 Course Contents q Introduction to digital integrated circuits l CMOS devices and manufacturing technology. CMOS logic structures and layout. Propagation delay, power dissipation, noise margins. Combinational (e.g., arithmetic) and sequential circuit design. Memory design. q Course goals l Ability to design and implement CMOS digital circuits and optimize them with respect to different constraints: size (cost), speed , power dissipation , and reliability q Course prerequisites l EE 310. Electronic Circuit Design l CSE 471. Logic Design of Digital Systems
Background image of page 2
CSE477 L01 Introduction.3 Irwin&Vijay, PSU, 2001 Course Administration q Instructor: Vijaykrishnan Narayanan vijay@cse.psu.edu www.cse.psu.edu/~vijay 229 Pond Lab Office Hrs: T 4-5pm: and W 1-2pm q TA: Xiheng (David) Xu xdxu@cse.psu.edu q Labs: Accounts on 101 Pond Lab machines q URL: www.cse.psu.edu/~cg477 q Texts: Digital Integrated Circuits , Rabaey, 1996 Class notes – on the web
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CSE477 L01 Introduction.4 Irwin&Vijay, PSU, 2001 Grading Information q Grade determinants l Midterm Exams ~15% each - October 4 and November 6 (20:15-22:15) - Check for updates l Final Exam ~20% - Dec 14th, 12:20-2:10pm, Location TBD l Homeworks/Lab Assignments (5) ~20% - Due at the beginning of class (or, if submitted electronically, by 17:00 on the due date). No late assignments will be accepted. l In class pop quiz ~ 5% l Design Project (teams of ~2) ~25% q Please let me know about exam conflicts ASAP q Grades will be posted on the course homepage l Must submit email request for change of grade after discussions with the TA (Homeworks/Lab Assignments) or instructor (Exams) l Dec 7 th deadline for filing grade corrections; no requests for grade changes/updates will be accepted after this date
Background image of page 4
CSE477 L01 Introduction.5 Irwin&Vijay, PSU, 2001 Background from CSE471 and EE310 q Basic circuit theory l resistance, capacitance, inductance l MOS gate characteristics q Hardware description language l VHDL or verilog q Use of modern EDA tools l simulation, synthesis, validation (Synopsys) l schematic capture tools (LogicWorks) q Logic design l logical minimization, FSMs, component design
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 26

lecture01 - CSE477 VLSI Digital Circuits Fall 2001 Lecture...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online