{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}


ee141_fa07_mt1-2 - fixed capacitance C L with a rising...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 141: FALL 2007 – MIDTERM 1 3/9 b) (3 pts) Please draw the VTC of a p dynamic inverter as its input is swept from V DD to 0V. Remember that the output of a p inverter is initially discharged to Gnd. Please also provide the values of V OH , V OL , V IH , and V IL . c) (4 pts) Now we’ll look at the sizing of a chain of such dynamic inverters. Using the RC model, write an equation for the delay of an n gate of width W driving a
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: fixed capacitance C L with a rising step (0 Æ V DD ) at its input. Your expression for the delay should be in terms of W, L, R sq , C L , C G (effective gate capacitance per μm of width), and C D (effective diffusion capacitance per μm of width)....
View Full Document

{[ snackBarMessage ]}

Ask a homework question - tutors are online