ee141_fa07_mt1-3 - Width Value (m) W 1 W 2 W 3 e) (4 pts)...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 141: FALL 2007 – MIDTERM 1 4/9 d) (6 pts) Noting that the delay of a p inverter will follow the same equation you derived in part c) for the delay of an n inverter, and assuming C G = 1.5fF/μm, size the buffer chain shown above to minimize its delay from In rising to Out rising.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Width Value (m) W 1 W 2 W 3 e) (4 pts) Using your sizing and assuming = C D /C G = 0.5, what is the delay of this inverter chain? Please provide your delay in units of t inv = 2ln(2)LR sq C G ....
View Full Document

Ask a homework question - tutors are online