ee141_fa07_mt1-7 - cycle the clock frequency is 100MHz and...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 141: FALL 2007 – MIDTERM 1 8/9 c) (4 pts) Now using the simplified capacitance model with C G = 2fF/μm and C D = 1fF/μm, how much dynamic power would a standard CMOS inverter with the same sizing (shown below) consume if In transitions from 1 to 0 every other clock
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: cycle, the clock frequency is 100MHz, and C L = 30fF? Don’t forget to include the power consumption from driving the inverter’s input capacitance....
View Full Document

This note was uploaded on 08/26/2009 for the course EE 141 taught by Professor Staff during the Spring '08 term at Berkeley.

Ask a homework question - tutors are online