FE_sp92_commented_mt2

FE_sp92_commented_mt2 - CSE 420/598 SPRING 1992 FINAL EXAM...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE 420/598 SPRING 1992 FINAL EXAM NAME Put Name on Every Page Questions 1 thru 10 are worth 3 points each. Pick the best answer for each question based on the material covered in class and the text. Hardware exploits parallelism dynamically and software finds parallelism statically at compile time. Hardware is more popular. 1. T or F In a RAW hazard the read is supposed to happen after the write and a hazard occurs if the write happens after the read. Re levant question(true) 2. T or F A control hazard happens if there is not enough control hardware Re levant question (false) 7. Instruction issue refers to Re levant question (a) letting an instruction be fetched (b) letting an instruction move from IF stage to ID stage (c) letting an instruction move from ID stage to EX stage (d) letting an instruction move from EX stage to MEM stage (e) letting an instruction move from MEM stage to WB stage (f) an instruction completing its WB stage 8. If a faulting exception is precise then the pipeline can be stopped so the following is true
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

FE_sp92_commented_mt2 - CSE 420/598 SPRING 1992 FINAL EXAM...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online