{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lecture33-MOS+Logic+Gate+Design

Lecture33-MOS+Logic+Gate+Design - ECE 3040 Microelectronic...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3040 - Dr. Ying Zhang Georgia Tech ECE 3040: Microelectronic Circuits Lecture 33 Reading: Jaeger 6.1-6.12, Notes
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ECE 3040 - Dr. Ying Zhang Georgia Tech ± Resistive Load Inverter ± Load Line Visualization ± Noise Margin Analysis ± NMOS Saturated Load Inverter Agenda
Background image of page 2
ECE 3040 - Dr. Ying Zhang Georgia Tech C L “Pull Up” Resistor provides current to Charge up the Load Capacitor, C L Load Capacitor, C L , represents the total capacitance of all gates that would be connected to the output (Input capacitance's of the MOSFETS) Switching transistor will “Pull down” the output voltage by discharging the Load Capacitor, C l when the transistor is conducting. Note: V BS =0 Resistive Load Inverter
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ECE 3040 - Dr. Ying Zhang Georgia Tech C L Resistive Load Inverter R i V v v D DD DS o = = For v i =v GS =V OL <V T OH DD o D V V v i = = = 0 V OL <V T is our first design criteria! For a nominal V T = 1, we would typically make V OL ~0.25V to insure adequate noise margin.
Background image of page 4
ECE 3040 - Dr. Ying Zhang Georgia Tech C L Resistive Load Inverter R i V v v D DD DS o = = For v i =v GS =V OH =V DD from previous page, v o =V OL ! region linear the in be must we V v and v V v Since OL O DS DD GS = > =
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ECE 3040 - Dr. Ying Zhang Georgia Tech Resistive Load Inverter The MOSFET switches between the two operating points, v GS <V T (cutoff) and v GS =V DD (Linear) along a “Resistive” (linear IV characteristic) “Load Line” passing through the saturation region during the transition. v GS <V T (cutoff) v GS =V DD (Linear)
Background image of page 6
ECE 3040 - Dr. Ying Zhang Georgia Tech Resistive Load Inverter Example: If we wanted the gate to dissipate 0.25 mW using a V TN =1V and K n ’=25e-6 A/V
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 19

Lecture33-MOS+Logic+Gate+Design - ECE 3040 Microelectronic...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online