1 - BME 303 Lecture 12 Discussion of various things Begin...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 BME 303 Lecture 12 • Discussion of various things • Begin Chapter 5: LC-3 ISA Machine Language • No office hours tomorrow (Feb. 25) • Exam most likely graded by Tuesday
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 LC-3 Programs: Get Them! • LC-3 Simulator, Editor, and Documentation: http://www.mhhe.com/patt2 • Intro to using this in labs this week(?) • Labs become more important now
Background image of page 2
3 Problem Language Machine (ISA) Architecture Algorithms Micro-architecture Circuits Devices Data Path Instructions – Operate – Data Movement – Control ISA of LC-3 – Memory – Registers – Instruction set – Opcodes – Data types – Addressing modes – Condition codes Machine (ISA) Architecture Devices, Circuits, What’s next ? Bo tt om Up
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Machine Language: 1’s & 0’s
Background image of page 4
5 ISA of LC-3: Overview • Memory Organization • Register Set • Instructions – Operations – Data Types – Addressing Modes
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 LC-3 Memory Organization Memory – 128 kB Addressability: 16-bit Address space: 16-bit What can reside in the memory: – Data – Address – User program (instructions) – Special programs (Operating system, etc.) Instructions – Operations – Data Types – Addressing Modes addressability word (16 bits/location) address space 2 16 locations
Background image of page 6
7 General Purpose Registers (GPRs) General Purpose Registers (aka TEMP) – Special “memory” that is “inside” the CPU (L1 or L2 cache?) – Very fast access: 1 clock cycle – Visible for user vs. Addressable vs. not accessible LC-3 – 8 general purpose registers: R0 (000), R1 (001),. .., R7 (111) • a TEMP register can hold any 16 bit pattern (data or address) – Other special purpose registers (MAR, MDR, IR, PC, …) R6 b 5 R2 R6 ADD 0 1 1 0 0 0 0 1 0 0 1 1 1 0 0 0 R6 = R2 + R6 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Operand(s) Opcode
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Instructions Two main parts – Opcode: specifies what the instruction does – Operand(s): what the instruction acts on – Instruction sets are different LC-3 – 4-bit opcode, i.e. , 16 instructions – up to two sources and one destination – Example: ADD, LDR, JMP
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/06/2009 for the course BME 303 taught by Professor Ren during the Spring '08 term at University of Texas at Austin.

Page1 / 25

1 - BME 303 Lecture 12 Discussion of various things Begin...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online