p1076_chap_04

31 a loop or generate parameter see 89 and 97 a formal

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: e parameter (see 8.9 and 9.7) A formal parameter of a subprogram (see 2.1.1) A formal port (see 1.1.1.2 and 9.1) A formal generic (see 1.1.1.1 and 9.1) A local port (see 4.5) A local generic (see 4.5) 8. To conform to IEEE rules. 9. IR1000.4.7. 10. IR1000.4.7. Clause 4 Copyright 2000, IEEE. All rights reserved. This is an unapproved IEEE Standards Draft, subject to change. 57 IEEE Std P1076a-1999 2000/D3 IEEE STANDARD VHDL -- An implicit signal GUARD defined by the guard expression of a block statement (see 9.1)In addition, the following are objects, but are not named entities: -- -- -- An implicit signal defined by any of the predefined attributes 'DELAYED, 'STABLE, 'QUIET, and 'TRANSACTION (see 14.1) An element or slice of another object (see 6.3, 6.4, and 6.5) An object designated by a value of an access type (see 3.3) There are four classes of objects: constants, signals, variables, and files. The variable class of objects also has an additional subclass: shared variables. The class of an explicitly de...
View Full Document

This note was uploaded on 09/09/2009 for the course EECS 318 taught by Professor Saab during the Fall '01 term at Case Western.

Ask a homework question - tutors are online