eecs_318_sim_1 - EECS 318 CAD EECS 318 CAD Computer Aided...

Info icon This preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
CWRU EECS 318 EECS 318 CAD Computer Aided Design EECS 318 CAD Computer Aided Design LECTURE Simulator 1: Synopsys Simulator LECTURE Simulator 1: Synopsys Simulator Instructor: Francis G. Wolff [email protected] Case Western Reserve University This presentation uses powerpoint animation: please viewshow
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
CWRU EECS 318 The adder file test bench hierarchy adder_full.vhd adder_full_tb.vhd
Image of page 2
CWRU EECS 318 adder_full.vhd: full 1-bit adder ARCHITECTURE adder_full_arch OF adder_full IS BEGIN Sum <= ( x XOR y ) XOR Cin ; Cout <= ( x AND y ) OR ( Cin AND ( x OR y )); END; CONFIGURATION adder_full_cfg OF adder_full IS FOR adder_full_arch END FOR; END CONFIGURATION; LIBRARY IEEE; use IEEE.std_logic_1164.all; ENTITY adder_full IS PORT ( x , y , Cin : IN std_logic; Sum , Cout : OUT std_logic ); END;
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon