eecs_318_dsp2 - EECS 318 CAD EECS 318 CAD Computer Aided...

Info icon This preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 318 CAD Computer Aided Design EECS 318 CAD Computer Aided Design LECTURE 2: DSP Architectures LECTURE 2: DSP Architectures Instructor: Francis G. Wolff [email protected] Case Western Reserve University This presentation uses powerpoint animation: please viewshow
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Instruction Pipelining is the use of pipelining to allow more than one instruction to be in some stage of execution at the same time. Ferranti ATLAS (1963) : Pipelining reduced the average time per instruction by 375% Memory could not keep up with the CPU, needed a cache. Cache memory is a small, fast memory unit used as a buffer between a processor and primary memory Pipelining (Designing…,M.J.Quinn, ‘87)
Image of page 2