eecs_318_dsp2

eecs_318_dsp2 - EECS 318 CAD EECS 318 CAD Computer Aided...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 318 CAD Computer Aided Design EECS 318 CAD Computer Aided Design LECTURE 2: DSP Architectures LECTURE 2: DSP Architectures Instructor: Francis G. Wolff [email protected] Case Western Reserve University This presentation uses powerpoint animation: please viewshow
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Instruction Pipelining is the use of pipelining to allow more than one instruction to be in some stage of execution at the same time. Ferranti ATLAS (1963) : Pipelining reduced the average time per instruction by 375% Memory could not keep up with the CPU, needed a cache. Cache memory is a small, fast memory unit used as a buffer between a processor and primary memory Pipelining (Designing…,M.J.Quinn, ‘87)
Background image of page 2
Most high-performance computers exhibit a great deal of concurrency. However, it is not desirable to call every modern computer a parallel computer. Pipelining and parallelism are 2 methods used to achieve concurrency. Pipelining increases concurrency by dividing a computation into a number of steps.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/09/2009 for the course EECS 318 taught by Professor Saab during the Fall '01 term at Case Western.

Page1 / 33

eecs_318_dsp2 - EECS 318 CAD EECS 318 CAD Computer Aided...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online