eecs_318_4 - EECS 318 CAD EECS 318 CAD Computer Aided...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
CWRU EECS 318 EECS 318 CAD Computer Aided Design EECS 318 CAD Computer Aided Design LECTURE 4: Delay models & std_ulogic LECTURE 4: Delay models & std_ulogic Instructor: Francis G. Wolff wolff@eecs.cwru.edu Case Western Reserve University This presentation uses powerpoint animation: please viewshow
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CWRU EECS 318 Delta Delay
Background image of page 2
CWRU EECS 318 Delta Delay: Example using scheduling
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CWRU EECS 318 Inertial Delay
Background image of page 4
CWRU EECS 318 Transport Delay
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CWRU EECS 318 Inertial and Transport Delay Sig a b Inertial Delay is useful for modeling logic gates Transport Delay is useful for modeling data buses, networks
Background image of page 6
CWRU EECS 318 Combinatorial Logic Operators AND z <= x AND y; NAND z <= NOT (x AND y); NOR z <= NOT (x OR Y); OR z <= x OR y; NOT z <= NOT (x); z<= NOT x; XOR z <= (x and NOT y) OR (NOT x AND y); z <= (x AND y) NOR (x NOR y); --AOI XNOR z <= (x and y) OR (NOT x AND NOT y); z <= (x NAND y) NAND (x OR y); --OAI 2 2+2 i 2 i 2+2 i 2 i 10 10 #Transistors Footnote: (i=#inputs) We are only referring to CMOS static transistor ASIC gate designs Exotic XOR designs can be done in 6 (J. W. Wang, IEEE J. Solid State Circuits, 29, July 1994)
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CWRU EECS 318 Std_logic AND: Un-initialized value AND 01U 0000 101U U0 UU OR 001U 1111 UU1 U 0 AND <anything> is 0 0 NAND <anything> is 1 1 OR <anything> is 1 1 NOR <anything> is 0 NOT 10U
Background image of page 8
CWRU EECS 318 Std_logic AND: X Forcing Unknown Value AND 0X 1U 00000 X0 XXU 10X U0 UUU 0 AND <anything> is 0 0 NAND <anything> is 1 OR 00X XXX1 U 11111 UUU1 U 1 OR <anything> is 0 0 NOR <anything> is 1 NOT 1X 0U
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/09/2009 for the course EECS 318 taught by Professor Saab during the Fall '01 term at Case Western.

Page1 / 21

eecs_318_4 - EECS 318 CAD EECS 318 CAD Computer Aided...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online