This preview shows page 1. Sign up to view the full content.
Unformatted text preview: 2) This problem concerns memory address translation in a virtual memory system. Suppose the TLB has an access time of 5 ns, the main memory access time is 20 ns, and the disk access time is 10 ms. Suppose the page size is 256 bytes, the virtual address space is 32 bits, and the physical memory address space is 24 bits. The entire TLB and the beginning of the page table are given below. For each of the virtual addresses given in binary below, find the corresponding page number and estimate the time to access the memory location. If possible, give the corresponding physical memory address. TLB page frame 5 9 3 7 2 4 6 3 page table valid frame 5 1 6 1 4 1 7 8 1 9 1 3 . . . a) 01010100010 b) 10001000101 c) 00110110100 Logical Address Page Number Access Time Physical Address a) 01010100010 b) 10001000101 c) 00110110100...
View Full Document
This note was uploaded on 09/21/2009 for the course CS 3733 taught by Professor Staff during the Spring '08 term at The University of Texas at San Antonio- San Antonio.
- Spring '08