VI_winter04_ganesan

VI_winter04_ganesan - Multiprocessor, Parallel Processing...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Multiprocessor, Parallel Processing By: Dr. Subra Ganesan Professor, CSE Department, Oakland University Rochester, MI 48309. USA. VP, Embedded Systems, HTC Inc., USA. 3 rd Annual Winter Workshop Series U.S. Army Vetronics Institute U.S.Army TACOM, Warren,MI January 14, 2004
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
bstract: This TUTORIAL emphasizes design of multiprocessor system, parallel architecture, design considerations and applications. The topics covered include: Classes of computer systems, SIMD, MIMD computers, interconnection networks and parallel memories, parallel algorithms; performance evaluation of parallel systems, pipelined computers, multiprocessing by tight and loose coupling, distributed systems, and software considerations.
Background image of page 2
1. Introduction to Parallel Processing ( 1 class) Evolution of computer systems Parallelism in Uniprocessor Parallel computer structures: Pipelined, Array, Multiprocessor Architectural Classification: SISD, SIMD, MIMD, MISD Parallel processing Applications
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2. Parallel Computer Models Multiprocessor and Multicomputers Shared- Memory, distributed memory Multivector and SIMD computers PRAM and VLSI models
Background image of page 4
Program and Network Properties Conditions of Parallelism Grain sizes, Latency, Scheduling Processors and Memory Hierarchy CISC, RISC, Superscalar Processors Virtual memory Cache Shared memory
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Multiprocessor and Multicomputers Interconnects: Bus, Crossbar,multiport memory Cache coherence, snooping Intel paragon, future multicomputers Message passing, multicast routing algorithms
Background image of page 6
Applications. Design of Multiprocessor systems with existing latest technology Architectural Trends in High performance Computing Challenges, Scalability,ILP, VLIW, Predictions
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
The Microprocessor overview 1949 Transistors 1958 Integrated Circuits 1961 ICs IN Quality 1964 Small Scale IC(SSI) Gates 1968 Medium Scale IC(MSI) Registers 1971 Large Scale IC(LSI), Memory, CPU 1972 8 BIT MICROPROCESSORS 1973 16 BIT MICROPROCESSORS 1982 32 BIT MICROPROCESSORS 1984 DSP MICROPROCESSORS – I GENERATION 1986 DSP MICROPROCESSORS – II GENERATION 1988 DSP MICROPROCESSORS – III GENERATION 1989 RISC MICROPROCESSORS – II QUALITY 1990 MISC MINIMUM INSTRUSTION SET MICROPROCESSOR
Background image of page 8
MICROPROCESSOR OVERVIEW 2 Billion operations per second [BOPs] TMS 320C80 32 bit RISC 80 Different ± 14 address mode ± Size B,W,L 0.5 MIPS 70000 68000 45 2300 4 Bit Intel 4004 1971 Number of Instructions Performance Number of transistors Microprocessor
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Evolution Generation I Vacuum Tube/ Accoustic Mem 1946- 1954 Generation II Transistor/Ferrite Core 1955-64 Generation III Integrated Circuits 1965-74 Generation IV LSI, Memory Chips/Multiprocessors 1975-89 Generation V Non VonNeuman Architecture 1985- present Parallel Processing
Background image of page 10
Parallel Processing is an efficient form of information processing which emphasizes the exploitation of concurrent events Concurrency implies parallelism, simultaneity and pipelining.
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/24/2009 for the course CS 525 taught by Professor Rjyosy during the Winter '09 term at Central Mich..

Page1 / 51

VI_winter04_ganesan - Multiprocessor, Parallel Processing...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online