{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

VI_winter04_ganesan

VI_winter04_ganesan - Multiprocessor Parallel Processing By...

Info icon This preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Multiprocessor, Parallel Processing By: Dr. Subra Ganesan Professor, CSE Department, Oakland University Rochester, MI 48309. USA. VP, Embedded Systems, HTC Inc., USA. 3 rd Annual Winter Workshop Series U.S. Army Vetronics Institute U.S.Army TACOM, Warren,MI January 14, 2004
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Abstract: This TUTORIAL emphasizes design of multiprocessor system, parallel architecture, design considerations and applications. The topics covered include: Classes of computer systems, SIMD, MIMD computers, interconnection networks and parallel memories, parallel algorithms; performance evaluation of parallel systems, pipelined computers, multiprocessing by tight and loose coupling, distributed systems, and software considerations.
Image of page 2
1. Introduction to Parallel Processing ( 1 class) Evolution of computer systems Parallelism in Uniprocessor Parallel computer structures: Pipelined, Array, Multiprocessor Architectural Classification: SISD, SIMD, MIMD, MISD Parallel processing Applications
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2. Parallel Computer Models Multiprocessor and Multicomputers Shared- Memory, distributed memory Multivector and SIMD computers PRAM and VLSI models
Image of page 4
Program and Network Properties Conditions of Parallelism Grain sizes, Latency, Scheduling Processors and Memory Hierarchy CISC, RISC, Superscalar Processors Virtual memory Cache Shared memory
Image of page 5

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Multiprocessor and Multicomputers Interconnects: Bus, Crossbar,multiport memory Cache coherence, snooping Intel paragon, future multicomputers Message passing, multicast routing algorithms
Image of page 6
Applications. Design of Multiprocessor systems with existing latest technology Architectural Trends in High performance Computing Challenges, Scalability,ILP, VLIW, Predictions
Image of page 7

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
The Microprocessor overview 1949 Transistors 1958 Integrated Circuits 1961 ICs IN Quality 1964 Small Scale IC(SSI) Gates 1968 Medium Scale IC(MSI) Registers 1971 Large Scale IC(LSI), Memory, CPU 1972 8 BIT MICROPROCESSORS 1973 16 BIT MICROPROCESSORS 1982 32 BIT MICROPROCESSORS 1984 DSP MICROPROCESSORS – I GENERATION 1986 DSP MICROPROCESSORS – II GENERATION 1988 DSP MICROPROCESSORS – III GENERATION 1989 RISC MICROPROCESSORS – II QUALITY 1990 MISC MINIMUM INSTRUSTION SET MICROPROCESSOR
Image of page 8
MICROPROCESSOR OVERVIEW 2 Billion operations per second [BOPs] TMS 320C80 32 bit RISC 80 Different 14 address mode Size B,W,L 0.5 MIPS 70000 68000 45 2300 4 Bit Intel 4004 1971 Number of Instructions Performance Number of transistors Microprocessor
Image of page 9

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Computer Evolution Generation I Vacuum Tube/ Accoustic Mem 1946- 1954 Generation II Transistor/Ferrite Core 1955-64 Generation III Integrated Circuits 1965-74 Generation IV LSI, Memory Chips/Multiprocessors 1975-89 Generation V Non VonNeuman Architecture 1985- present Parallel Processing
Image of page 10
Parallel Processing is an efficient form of information processing which emphasizes the exploitation of concurrent events Concurrency implies parallelism, simultaneity and pipelining.
Image of page 11

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.
  • Winter '09
  • Rjyosy
  • Central processing unit, parallel processing, shared memory multiprocessor, MEMORY MULTIPROCESSOR MODELS, Architecture Parallel Processing

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern