Midterm Sample Exam Problem 1:Consider the following logic circuit. The equivalent resistances of NMOS and PMOS transistors for W/L=1 are 13Kohm and 31Kohm, respectively. Find the average propagation delay, assuming that all the inputs (A, B and C) are switched exactly at the same time (ignore body effect). Problem 2:What is the logic function of circuits A and B. Which one is a complementary CMOS logic (dual network) and which one is not. Is the non-dual network still a valid static logic gate? Explain. VoutVDDBACL=10fFCCinternal node=2fFW/L=4W/L=4W/L=2W/L=2FVDDAABBBABACircuit AVDDAABBBABACircuit BF
has intentionally blurred sections.
Sign up to view the full version.