Unformatted text preview: L . g. Do high or low impedance loads seem to produce more ideal inverter characteristics? Figure 1. Resistive-load inverter Hints for Cadence: In order to plot the VTC using HSPICE of CADENCE, use DC analysis. It will be better to use the ‘vdc’ symbol in the library of ‘analogLib’ instead of ‘input pin’ and ‘stimulus’ in order to make the input signal of Vin. Also in order to sketch the VTCs for R L = 37.5k, 75k, and 150k on a single graph, it will be helpful to use the value of RL as ‘Design Variable’ instead of ‘75k’ and use the ‘Parameter Analysis’ tool in Affirma Analog Circuit Design Environment....
View Full Document
- Spring '09
- Integrated Circuit, Electrical resistance, Impedance matching, ideal inverter characteristics, Electronic design, critical VTC voltages