{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

# HW6 - that the delay in the critical path A> X is...

This preview shows page 1. Sign up to view the full content.

EE456 HW6 Due date: Feb 24 th 1 EE456 HW6 Problem1 (2 points): Implement the following logic functions with minimum number of transistors in complementary CMOS logic. Specify transistor widths next to each transistor to achieve maximum speed: 1 ( ) F A B C AB = + + 2 F A B C D = + 3 F A B C A = + 4 F A B C = + Problem2 (3 points): Assuming an optimum W p /W n ratio of 3, design the following circuits in complementary CMOS logic such
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: that the delay in the critical path A -> X is minimized. Calculate branching effort, logic effort and electrical effort of each gate according to the W p /W n ratio specified here. Assume that the gate capacitance of an inverter with minimum size W n =0.25μm and W p =0.75μm is 4fF. X C L A = 1pF A X C L = 2pF...
View Full Document

{[ snackBarMessage ]}

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern