This preview shows page 1. Sign up to view the full content.
Unformatted text preview: technology and pushing the limits for higher performance is encouraged. You can assume that rise and fall times of the CLK signal is 0.1 ns each. You can use a separate serial-input port, but this is not necessary, you could simply feed the serial input from the LSB of your data, i.e., D1 could be the Serial_Input signal. a-) Include a block diagram of your design and describe its operation and your solution strategy. b-) Describe what type of storage element (FF) you are planning to use and why. c-) To prove functionality, apply the following input signals to your design and plot the resulting waveforms. Clearly illustrate the outputs to show that your design is functional. For serial operations show the complete waveforms. (A is the MSB --- Pay attention to the input order for the serial input function). Select/ ABCD 1 1111 1 1011 1 0000 0 1101 0 1000 0 0101...
View Full Document
This note was uploaded on 09/24/2009 for the course ECE 456 taught by Professor Mohammadi during the Spring '09 term at Purdue.
- Spring '09
- Integrated Circuit