HW10 - EE456 HW10 Due April 30th 2009 EE456 HW-10(Note This...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE456 HW10 Due: April 30 th 2009 EE456 HW-10 (Note: This HW has triple weight + additional bonuses) In this homework, you are going to design a 16-bit pipelined Kogge-Stone adder to be used in the accumulator portion of a high performance chip for the company you are working for. Before going into the details regarding the method of pipelining, you need to familiarize yourself with the Propagate-Generate notation that is commonly used in parallel prefix-tree adders. Theory: (i) Using PG (Propagate-Generate) notation (see below) obtain an expression for P 7:0 and G 7:0 in terms of P 0:0 and G 0:0 . (ii) Describe in words how the propagate and generate signals recursively help to produce the output in a prefix adder. (iii) Pipelining: Pipelining is a general architectural technique that is widely used in high performance/throughput systems. In circuits, pipelining is achieved by inserting register elements in the design such that the critical paths of the partitions are almost equal. ( Discuss why this is a very important requirement). In the literature, two methods of pipelining adders have been reported. We are going to call these horizontal and vertical pipelining schemes. One way to partition an adder is to break the word length (16-bits) into two (8-bits) and insert the register
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 4

HW10 - EE456 HW10 Due April 30th 2009 EE456 HW-10(Note This...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online