HW10-Help

HW10-Help - Kogge-Stone (8-Bit) Kogge-Stone (8-Bit)...

Info iconThis preview shows pages 1–16. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
s Consider it for a 1-bit adder and verify s Propagate = Does an incoming carry propagate to the next stage? s Generate = Do the given inputs create a carry in this stage ?
Background image of page 2
s Generalizing the concept of single PG s Unit cells of your design: s Basic idea: A carry output from a block of bits i-j is either generated in a subset of that block i-k or has propagated from the remaining block k-j:
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
s PG Logic -> Straightforward implementation s Output Sum Logic -> Think in terms of PG logic : s PG Tree (Black Cell, Grey Cell)
Background image of page 4
s Pay attention : PG Generation not shown! s Sum logic not shown!
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
s How would you implement As a circuit? -> This would be the Black-Cell, when you don’t need the block propagate this becomes the Grey-Cell
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
s First add the lower half --- s Then add the higher half with the previous sum s Carry must be carried along s To ensure timing and synchronization use registers
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 16
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Kogge-Stone (8-Bit) Kogge-Stone (8-Bit) Kogge-Stone (8-Bit) Kogge-Stone (8-Bit) FF Bank FF Bank FF Bank FF Bank FF Bank FF Bank Bits: A8-A15 B8-B15 Bits: A7-A0 B7-B0 + Carry In Intermediate Carry Outputs 8-15 Outputs 7-0 Carry out s .vec file available (SIGNAL NAMES MUST MATCH) b I used A15, A14, B15, B14,. .B0 s .cfg file available s simulation setup files available s You only need your own NETLIST from Analog Environment s Command is: nanosim -nspice netlistfinal -nvec ks16.vec -c ks16.cfg -out fsdb -z tt -t 100 s View Higher order and Lower order bits differently s Always include CLOCK s Add input and output Flip-Flops if you like s ABCD + 0510 = B0DD Below; higher order bits are shown, We must see B0 Testing your design s ABCD + 0510 = B0DD Now, check the lower order bits, We must see DD (from 7-0)...
View Full Document

Page1 / 16

HW10-Help - Kogge-Stone (8-Bit) Kogge-Stone (8-Bit)...

This preview shows document pages 1 - 16. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online