hwk2_solns - ECE 411 Electronic Design Automation...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 411 Electronic Design Automation http://angel.msu.edu/ Instructor: Prof. N IHAR R. M AHAPATRA Solutions to Homework 2 Note: Grading scheme used is given at the end. Problem 2.6 [8 points] (a) [4 points] entity circuit is port( A, B, C, D: in bit; G: out bit); end circuit; architecture internal of circuit is signal E, F: bit; begin E <= A and B; F <= E or C; G <= D and F; end internal; (b) [4 points] entity circuit is port( A, B, C, D: in bit; G: out bit); end circuit; architecture internal of circuit is signal E, F: bit; begin process(A, B, C, D, E, F) begin E <= A and B; F <= E or C; G <= D and F; end process; end internal; Problem 2.8 [6 points] (a) [4 points] A falling-edge triggered D flip-flop with asynchronous active high clear and set. (b) [2 points] Q = 0, because Clr = 1 has priority. Problem 2.13 [8 points ] Time (ns) (+ # of ) A B C D E 0 +0 0 0 0 0 0 20 +0 0 0 0 0 1 20 +1 0 1 0 0 1 20 +2 0 8 0 0 1 23 +0 0 8 0 1 1 25 +0 1 8 0 1 1 35 +0 5 8 0 1 1 Problem 2.20 [8 points] (a) [2 points] (b)...
View Full Document

This note was uploaded on 09/27/2009 for the course ECE 411 taught by Professor Staff during the Fall '08 term at Michigan State University.

Page1 / 4

hwk2_solns - ECE 411 Electronic Design Automation...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online