Lecture-01

Lecture-01 - EEE 333 VHDL L-01 Introduction Fall 2009 ASU...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333: VHDL, L-01 Fall 2009, ASU David R. Allee, [email protected] , GWC 234 Introduction
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EEE 333, ASU, D. Allee Lecture 01 - 2 - Highlight Course orientation Objective, textbook, assignments, and grading policy Acknowledgement: course materials from Professors Clark and Cao , ASU VLSI design methodology History, today, and tomorrow Synthesis (top-down) vs. Custom (bottom-up) Handout: Syllabus and Tentative Schedule
Background image of page 2
EEE 333, ASU, D. Allee Lecture 01 - 3 - Basic Information Instructor: David R. Allee, GWC 234 Office hour: T/Th, 3pm – 4pm ; E-mail: [email protected] TA: Siddesh Mhambre [email protected] Satendra Maurya [email protected] Divya Pratap [email protected] Textbook: The Designer’s Guide to VHDL , by Peter J. Ashenden, 2 nd Ed. FPGA-Based System Design , by Wayne Wolf Other references: HDL Chip Design: A Practical Guide for Designing, Synthesizing, and Simulating ASICs and FPGAs using VHDL or Verilog , by Douglas J. Smith Digital Integrated Circuits: A Design Perspective , by Jan M. Rabaey, et al. ( http://bwrc.eecs.berkeley.edu/IcBook/ ) Lab at GWC 273, with TA available Lectures etc. are available at http://my.asu.edu
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EEE 333, ASU, D. Allee Lecture 01 - 4 - What will You Learn VHDL language for contemporary VLSI design, with practical applications to FPGA systems Content: CMOS digital synthesis, VHDL coding and modeling, combinational and sequential logic, architecture, and FPGA hardware Pre-requisite
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/28/2009 for the course EEE 352/333 taught by Professor Allee during the Fall '09 term at ASU.

Page1 / 21

Lecture-01 - EEE 333 VHDL L-01 Introduction Fall 2009 ASU...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online