Lecture-06

Lecture-06 - EEE 333 VHDL L-06 Data Types Fall 2009 ASU...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333: VHDL, L-06 Fall 2009, ASU David R. Allee, [email protected] , GWC 234 Data Types
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EEE 333, ASU, D.Allee Lecture 06 - 2 - Highlight VHDL syntax Data objects and types Signals, variables, and constants Scalar types Composite type Reading: Chapter 1, 2, 4 in Ashenden’s book Assignment: Lab 1 (no need to turn in anything)
Background image of page 2
EEE 333, ASU, D.Allee Lecture 06 - 3 - Highlight VHDL syntax Data objects and types Signals, variables, and constants Scalar types Composite type Reading: Chapter 1, 2, 4 in Ashenden’s book Assignment: Lab 1 (no need to turn in anything)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EEE 333, ASU, D.Allee Lecture 06 - 4 - VHDL Simulation Analysis : Parse the codes for syntactic and semantic errors. Each unit is analyzed separately Elaboration : Flatten the design hierarchy to primitive components. Check the signals and processes Execution : Initialize the inputs. Simulate discrete events architecture struct of reg4 is signal int_clk: bit; begin bit0: entity work.d_latch(basic) port map (d0, int_clk, q0); bit1: entity work.d_latch(basic) port map (d1, int_clk, q1); bit2: entity work.d_latch(basic) port map (d2, int_clk, q2); bit3: entity work.d_latch(basic) port map (d3, int_clk, q3); gate: entity work.and2(basic) port map (en, clk, int_clk); end architecture struct;
Background image of page 4
EEE 333, ASU, D.Allee Lecture 06 - 5 - Identifiers: Naming Rules Rules: Only contain alphabetic characters, digits, and the underscore ‘ _ Must start with a letter May not end in an underscore May not have two consecutive underscores Valid identifier examples: A , counter , Next_Value , bit4 VHDL is not case sensitive, e.g., CAT = cat The underline is significant Example: Cat_1 is not Cat1 ! Exception: you can violate the rules with enclosing ‘ \ Example: \global.clk\ , \C:\\file\
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EEE 333, ASU, D.Allee Lecture 06 - 6 - Reserved Words, Symbols, Operators They are special identifiers reserved by the system Examples: entity , architecture , and , or , in , out , etc. Follow the common sense as other languages
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 18

Lecture-06 - EEE 333 VHDL L-06 Data Types Fall 2009 ASU...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online