Lab_5 - ECE 331 Spring 2009 Lab 5: Synchronous State...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 331 Spring 2009 p. 1 Lab 5: Synchronous State Machine Design Summary: Design and implement synchronous state machine circuits and test them using a logic analyzer. Learning Objectives: Experience state machine design procedure Experience using a PC-based logic analyzer Resources and Supplies: Logic Analyzer Tutorial* Protoboard Guide* IC Data Sheet* Logic Probe Guide* Wire cutters IC’s kit 331 protoboard Power supply Logic probe Safety glasses (required!) All documents* are available on the class website Important Reminders: Bring your SRB to lab. Pre-lab assignments must be completed before coming to the lab. Background: Synchronous state sequencer: Please see the State Machine Introduction class notes for a more thorough description of state machines and their implementation using flip flops. Figure 1 illustrates the states for a 2 bit sequencer. Synchronous state machines are typically implemented using flip-flop circuits. In this lab you will be asked to design and implement a state machine using the DM7476 J-K FF IC that can be reset to the initial 0,0 state when the momentary switch button on your SRB is pressed. This is called an asynchronous reset because it acts regardless of the clock state. You can use the PR and/or CLR inputs of the DM7476 and simple logic to realize the reset function. Figure 1. Illustration of states in a 2-bit synchronous state sequencer. 10 11
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 Spring 2009 p. 2 State machine design challenge: Figure 2 shows the state model of a specific 3-bit sequence generator that operates only in the 001, 010, 110, 011 states. Any of the remaining states (000, 100, 101, 111) should return to 110 so the sequencer can continue to operate within 4 states only. Figure 2. 3-bit state sequencer. Logic Analyzer: A logic analyzer is a very useful tool in digital hardware design that facilitates observation of circuit output waveforms. It displays signal logic states and permits observation and recording signal values over time. In this lab you will use the PC-based NCI GoLogic logic analyzer to monitor the signals in a simple counter (sequencer) application. A tutorial provided with this lab will walk you through the proper connections and setup. Pre-lab Assignment: Read this entire lab assignment so you know what to expect in the lab. Complete the steps described in the Pre-lab sheet near the end of this document. Each student must complete his/her own pre-lab before coming to the lab and hand it in to the lab TA at the beginning of the lab. Laboratory Assignment: This lab consists of two parts. A check-off sheet is included at the end of this lab document to record your design work and results. After you successfully finish each part of the lab, show the TA your results and ask him to sign the check-off sheet. Print the check off sheet.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/29/2009 for the course ECE 331 taught by Professor M.shanblatt during the Spring '08 term at Michigan State University.

Page1 / 10

Lab_5 - ECE 331 Spring 2009 Lab 5: Synchronous State...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online