This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: ECE3801 --- Advanced Logic Circuits Homework 2: Due Friday 27 March 2009 To aid in proper grading and return, be sure to use the homework cover sheet attached. • Always complete the reading assignments before attempting the homework problems. • Underline, circle, box or otherwise clearly indicate each result. • Always write or type neatly. The grader can not be expected to GUESS what you meant to do! • Points are as indicated VHDL for Combinational Logic 1) Develop 3 complete VHDL programs (entitity and architecture) for this SOP expression. F = LMNQ (4,5,7,10,12,14). In the first program, implement the architecture using only Boolean equation(s). For the second program, implement the architecture using a WHEN...ELSE statement. In the third program, implement the architecture using a WITH...SELECT...WHEN statement. These programs will have all been implemented in WITH....
View Full Document
This note was uploaded on 10/13/2009 for the course ECE 3801 taught by Professor Jarvis during the Spring '08 term at WPI.
- Spring '08