{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE3113_A2009_L24

EE3113_A2009_L24 - computer(Optotek’s MMICAD or HP’s...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3113 INTRODUCTION TO RF CIRCUIT DESIGN Lecture Notes for A-term 2009 LECTURE 24 Prof. R. Ludwig Department of Electrical and Computer Engineering Worcester Polytechnic Institute Worcester, MA 01609 copyright © 2009, R. Ludwig Copyright, 1998 © R. Ludwig
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ECE3113_L24 2 Objectives • What is the strategy of designing an RF amplifier? • What is the meaning of the various power relations? • How do you simulate the amplifier’s performance?
Background image of page 2
ECE3113_L24 3 RF Amplifier • Objective: Design a complete class A, single-stage RF amplifier operated at 1 GHz which includes biasing, matching networks, and RF/DC isolation. MN 1 MN 2 BJT RF in RF out biasing
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ECE3113_L24 4 Strategy • Design DC biasing conditions • Select S-parameters for given bias and operating frequency • Build input and output matching networks for desired frequency response • include RF/DC isolation • simulate amplifier performance on the
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: computer (Optotek’s MMICAD or HP’s ADS package) ECE3113_L24 5 Overall approach P A RF source DC bias Input Matching Network (IMN) Output Matching Network (IMN) Load P L S L in out P A P L S L in out [ ] S Z S V S Z L b 1 ` a 1 b 2 a 2 ` b 2 a 2 a 1 ` b 2 ` Z S V S Z L b 1 ` a 1 ` S in For power considerations, matching networks are assumed lossless ECE3113_L24 6 Power Relations 2 22 2 2 2 21 2 | 1 | | 1 | ) | | 1 ( | | ) | | 1 ( L in S S L T S S G Transducer Power Gain Available Power Gain ( ) * out L 2 11 2 2 21 2 | 1 || | | 1 | | | ) | | 1 ( S out S A S S G Operating Power Gain ( ) * in S 2 22 2 2 21 2 | 1 || | | 1 | | | ) | | 1 ( L in L S S G...
View Full Document

  • Spring '09
  • Ludwig
  • Input/output, Power gain, Prof. R. Ludwig Department of Electrical and Computer Engineering Worcester Polytechnic Institute Worcester, R. Ludwig

{[ snackBarMessage ]}

Page1 / 6

EE3113_A2009_L24 - computer(Optotek’s MMICAD or HP’s...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online