mc14007ubrev3

7 vss 7 8 3 4 5 vdd pin 14 vss pin 7 10 9 figure

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: LOGIC DATA Motorola, Inc. 1995 MC14007UB 31 ** The formulas given are for the typical characteristics only at 25_C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. To calculate total supply current at loads other than 50 pF: IT(CL) = IT(50 pF) + (CL 50) Vfk where: IT is in A (per package), CL in pF, V = (VDD VSS) in volts, f in kHz is input frequency, and k = 0.003. ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS) Total Supply Current** (Dynamic plus Quiescent, Per Gate) (CL = 50 pF) Quiescent Current (Per Package) Input Capacitance (Vin = 0) Input Current Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc) Input Voltage (VO = 4.5 Vdc) (VO = 9.0 Vdc) (VO = 13.5 Vdc) Output Voltage Vin = VDD or 0 MC14007UB 32 Vin = 0 or VDD (VO = 0.5 Vdc) (VO = 1.0 Vdc) (VO = 1.5 Vdc) (VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Characteristic "1" Level "1" Level "0" Level "0" Level Source Sink Symbol VOH VOL IOH IDD VIH IOL Cin VIL Iin IT VDD Vdc 5.0 10 15 5.0 10 15 5.0 10 15 5.0 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 15 -- 3.0 0.64 1.6 4.2 4.95 9.95 14.95 4.0 8.0 12.5 0.64 1.6 4.2 Min -- -- -- -- -- -- -- -- -- -- -- 55_C 0.1 0.25 0.5 1.0 0.05 0.05 0.05 Max 1.0 2.0 2.5 -- -- -- -- -- -- -- -- -- -- -- -- -- -- 2.4 0.51 1.3 3.4 4.95 9.95 14.95 4.0 8.0 12.5 0.51 1.3 3.4 Min -- -- -- -- -- -- -- -- -- -- -- 0.00001 0.0005 0.0010 0.0015 Typ # 25_C 5.0 1.0 2.5 10 2.75 5.50 8.25 2.25 4.50 6.75 5.0 1.0 2.5 10 5.0 10 15 0 0 0 This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS (Vin or Vout) VDD. Unused inputs must always be tied to an ap...
View Full Document

Ask a homework question - tutors are online