lec1Layout - Introduction to CMOS VLSI Design Circuits...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to CMOS VLSI Design Circuits & Layout
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits and Layout Slide 2 CMOS VLSI Design Outline CMOS Gate Design Pass Transistors Standard Cell Layouts Stick Diagrams
Background image of page 2
Circuits and Layout Slide 3 CMOS VLSI Design CMOS Gate Design Activity: Sketch a 4-input CMOS NAND gate
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits and Layout Slide 4 CMOS VLSI Design CMOS Gate Design Activity: Sketch a 4-input CMOS NOR gate A B C D Y
Background image of page 4
Circuits and Layout Slide 5 CMOS VLSI Design Complementary CMOS Complementary CMOS logic gates nMOS pull-down network pMOS pull-up network a.k.a. static CMOS pMOS pull-up network output inputs nMOS pull-down network Pull-up OFF Pull-up ON Pull-down OFF Z (float) 1 Pull-down ON 0 X (crowbar)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits and Layout Slide 6 CMOS VLSI Design Series and Parallel nMOS: 1 = ON pMOS: 0 = ON Series : both must be ON Parallel : either can be ON (a) a b a b g1 g2 0 0 a b 0 1 a b 1 0 a b 1 1 OFF OFF OFF ON (b) a b a b g1 g2 0 0 a b 0 1 a b 1 0 a b 1 1 ON OFF OFF OFF (c) a b a b g1 g2 0 0 OFF ON ON ON (d) ON ON ON OFF a b 0 a b 1 a b 1 1 0 1 a b 0 0 a b 0 a b 1 a b 1 1 0 1 a b g1 g2
Background image of page 6
Circuits and Layout Slide 7 CMOS VLSI Design Conduction Complement Complementary CMOS gates always produce 0 or 1 Ex: NAND gate Series nMOS: Y=0 when both inputs are 1 Thus Y=1 when either input is 0 Requires parallel pMOS Rule of Conduction Complements Pull-up network is complement of pull-down Parallel -> series, series -> parallel A B Y
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits and Layout Slide 8 CMOS VLSI Design Compound Gates Compound gates can do any inverting function Ex: A B C D A B C D A B C D A B C D B D Y A C A C A B C D B D Y (a) (c) (e) (b) (d) (f) Y = (A.B + C.D)’
Background image of page 8
Circuits and Layout Slide 9 CMOS VLSI Design Example: O3AI Y = ( (A+B+C).D )
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuits and Layout Slide 10 CMOS VLSI Design Example: O3AI Y = ( (A+B+C) . D ) A B Y C D D C B A
Background image of page 10
Slide 11 CMOS VLSI Design Signal Strength Strength of signal How close it approximates ideal voltage source V DD and GND rails are strongest 1 and 0 nMOS pass strong 0 But degraded or weak 1
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 47

lec1Layout - Introduction to CMOS VLSI Design Circuits...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online