lec20Packaging - Introduction to CMOS VLSI Design Package...

Info icon This preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to CMOS VLSI Design Package, Power, and I/O
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Packaging, Power, and I/O Slide 2 CMOS VLSI Design Outline Packaging Power Distribution I/O Synchronization
Image of page 2
Packaging, Power, and I/O Slide 3 CMOS VLSI Design Packages Package functions Electrical connection of signals and power from chip to board Little delay or distortion Mechanical connection of chip to board Removes heat produced on chip Protects chip from mechanical damage Compatible with thermal expansion Inexpensive to manufacture and test
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Packaging, Power, and I/O Slide 4 CMOS VLSI Design Package Types Through-hole vs. surface mount
Image of page 4
Packaging, Power, and I/O Slide 5 CMOS VLSI Design Multichip Modules Pentium Pro MCM Fast connection of CPU to cache Expensive, requires known good dice
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Packaging, Power, and I/O Slide 6 CMOS VLSI Design Chip-to-Package Bonding Traditionally, chip is surrounded by pad frame Metal pads on 100 – 200 μ m pitch Gold bond wires attach pads to package Lead frame distributes signals in package Metal heat spreader helps with cooling
Image of page 6
Packaging, Power, and I/O Slide 7 CMOS VLSI Design Advanced Packages Bond wires contribute parasitic inductance Fancy packages have many signal, power layers Like tiny printed circuit boards Flip-chip places connections across surface of die rather than around periphery Top level metal pads covered with solder balls Chip flips upside down Carefully aligned to package (done blind!) Heated to melt balls Also called C4 (Controlled Collapse Chip Connection)
Image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Packaging, Power, and I/O Slide 8 CMOS VLSI Design Package Parasitics Chip Signal Pins Package Capacitor Signal Pads Chip V DD Chip GND Board V DD Board GND Bond Wire Lead Frame Package Use many V DD , GND in parallel Inductance, I DD
Image of page 8
Packaging, Power, and I/O Slide 9 CMOS VLSI Design
Image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern