Lab4_ppt

Lab4_ppt - ECE 337: Lab 4 Submit Can use up to 10 times...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Submit Can use up to 10 times (this lab ONLY) Grade based on last mapped submission. Use SVN! Must achieve 50% to pass this lab It tests EVERYTHING. Port names and file names need to be IDENTICAL to what is listed in the handout or you will waste a submission attempt. If you use HDL Designer, remove all “pragma” references before submitting Test Benches Can be shared via Blackboard Don’t depend on using test bench posted on Blackboard – there’s no guarantee to their accuracy. Extra credit available for original test benches (at Instructor/TA discretion) ECE 337: Lab 4
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Collaboration Can work with one other person – your choice for this lab Only test benches/debugging is collaborative – sharing code is prohibited! And we do check! See Team Reports for more information and instructions Class details Test is Thurs. 11:30 am-12:20 pm GRIS 180 ECE 337: Lab 4
Background image of page 2
architecture statemachine of entityName is type stateType is (st_state1, st_state2, . ..); signal state, nextState: stateType; begin reg: process (nReset, clk) state register declaration begin if nReset='0' then state<=st_state1; elsif rising_edge(clk) then state<=nextState; end if; end process reg; comb: process (state, params) next state logic begin case state is when st_state1=> -- ... nextState <= st_state2; when others => -- ... end case; end process comb; end statemachine ; State Machine Syntax (adapted from Lab3/rcu.vhd)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
-- . .. reg: process (nReset, clk) - registar declaration begin -- ... end process reg; nextlogic : process (state, params) - next state logic begin case state is when st_state1=> nextState <= st_state2; -- . .. end case; end process next; outlogic : process (state) - output logic begin case state is when st_state1=> -- ... end case; end process outlogic; -- . .. State Machine Syntax
Background image of page 4
-- Process to generate clock inside Testbench CLKGEN : process variable CLK_tmp: std_logic := '0'; begin CLK_tmp := not CLK_tmp; CLK <= CLK_tmp; wait for Period/2; end process ; -- . .. State Machine Syntax
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
-- . .. -- perform 2^I
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 20

Lab4_ppt - ECE 337: Lab 4 Submit Can use up to 10 times...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online