10-Gigabit Ethernet MAC v9.3
UG148 September 16, 2009
Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied.
Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You
are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to
change without notice.
XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR
ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT
THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR
FITNESS FOR A PARTICULAR PURPOSE.
Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or
transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without
the prior written consent of Xilinx.
© 2004-2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx
in the United States and other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. All
other trademarks are the property of their respective owners.
The following table shows the revision history for this document.
Initial Xilinx release.
Update to v6.0 of core, support for Virtex®-4, update to Xilinx® tools 7.1i.
Update to v7.0 of core, Xilinx tools 8.1i, licensing chapter, and release date.
Update to Xilinx tools 8.2i, core version 8.0.
Update to core version 8.1.
Update to core version 8.2, Xilinx tools 9.1i.
Update to core version 8.3, Xilinx tools 9.2i.
Updated tool support and core version for IP0K release.
Changed version number in Revision History table to match core release version.
Updated core to version 8.6; added support for Virtex-5 TXT FPGAs.
Update to core version 9.1, Xilinx tools 11.1. Added Virtex-6 device.
Update to core version 9.2, Xilinx tools 11.2.
Update to core version 9.3, Xilinx tools 11.3. Added Virtex-6 HXT and Virtex-6 -1L
support, Virtex-6 CXT.