Ch05a-Sequential

Ch05a-Sequential - ECE 25 Logic and Computer Design...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Sequential Circuits ECE 25 Chapter 5 ©Clark Guest 2009 ECE 25 Logic and Computer Design Topics Latches and Flip-Flops State Diagrams Sequential Machine Design Other Flip-Flop Types Sequential HDL 2 ©Clark Guest 2009 ECE 25 Logic and Computer Design S-R Latch (Set-Reset) 3 Q Q’ R (Reset) S (Set) S R Q n+1 Q’ n+1 State 0 0 Q n Q’ n Previous 0 1 0 1 Reset 1 0 1 0 Set 1 1 0 0 Undefned Q Q’ R’ (Reset) S’ (Set) S’ R’ Q n+1 Q’ n+1 State 0 0 1 1 Undefned 0 1 1 0 Set 1 0 0 1 Reset 1 1 Q n Q’ n Previous ©Clark Guest 2009 ECE 25 Logic and Computer Design S-R and D Latches with Control 4 Q Q’ R (Reset) S (Set) C Q Q’ D C
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
©Clark Guest 2009 ECE 25 Logic and Computer Design Master-Slave Flip-Flop 5 C S R Q Q’ C S R Q Q’ Out Y Out Y R S C Time ©Clark Guest 2009
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 25 Logic and Computer Design Edge-Triggered Flip-Flops 6 D C Q Q C S R Q Q Out Y Negative Edge-Triggered D C Q Q C S R Q Q Out Y Positive Edge-Triggered Out Y D Clk Time Out Y D Clk Clk Clk Clark Guest 2009 ECE 25 Logic and Computer Design Standard Diagrams 7 D C S R S R D C C S R C S R D C D C D C D C Simple Master-Slave Pulse-Triggered Edge-Triggered Clark Guest 2009 ECE 25 Logic and Computer Design Flip-Flops with Direct Inputs 8 Q Q R (Reset) S (Set) C Preset Clear...
View Full Document

Page1 / 2

Ch05a-Sequential - ECE 25 Logic and Computer Design...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online