This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 24 D C Clock D C D C D C Next Current Condition NSP EWS 1 NSP NSP (NSC’ EWC)’ NSS NSP NSC’ EWC EWP NSS 1 EWP EWP NSC’ EWS EWP NSC NSP NSS EWP EWS NSG = NSP NSY = NSS NSR = EWP+EWS EWG = EWP EWY = EWS EWR = NSP + NSS NSG NSY EWG EWY EWR NSR NSC EWC ©Clark Guest 2009 ECE 25 Logic and Computer Design JK Flip-Flops and T Flip-Flops 25 D C C J K J 0 1 2 3 K 1 0 1 Mux = C T = D C T ©Clark Guest 2009 ECE 25 Logic and Computer Design Verilog for a D Flip-Flop 26 module dff_v(CLK, RESET, D, Q); input CLK, RESET, D; output Q; reg Q; always @ ( posedge CLK or posedge RESET) begin if( RESET) Q <= 0; else Q <= D; end endmodule D CLK RESET Q...
View Full Document
This note was uploaded on 11/03/2009 for the course ECE ECE25 taught by Professor Bill lin during the Fall '09 term at UCSD.
- Fall '09
- bill lin