Ch05c-Sequential

Ch05c-Sequential - 24 D C Clock D C D C D C Next Current...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
©Clark Guest 2009 ECE 25 Logic and Computer Design Formulation: One-Hot Method 21 NSP NSC EWC/NSG NSY NSR EWG EWY EWR NSS 01/100001 EWP EWS 00,1X/100001 XX/010001 0X/001100 1X/001100 XX/001010 NSP: north-south pass NSS: north-south stopping EWP: east-west pass EWS: east-west stopping NSC’ EWC NSC NSG = NSP NSY = NSS NSR = EWP+EWS EWG = EWP EWY = EWS EWR = NSP + NSS ©Clark Guest 2009 ECE 25 Logic and Computer Design Flip-Flop Input Equation Determination 22 Next Current Condition NSP EWS 1 NSP NSP (NSC’ EWC)’ NSS NSP NSC’ EWC EWP NSS 1 EWP EWP NSC’ EWS EWP NSC ©Clark Guest 2009 ECE 25 Logic and Computer Design Output Equation Determination 23 NSG = NSP NSY = NSS NSR = EWP+EWS EWG = EWP EWY = EWS EWR = NSP + NSS ©Clark Guest 2009 ECE 25 Logic and Computer Design Technology Mapping
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 24 D C Clock D C D C D C Next Current Condition NSP EWS 1 NSP NSP (NSC’ EWC)’ NSS NSP NSC’ EWC EWP NSS 1 EWP EWP NSC’ EWS EWP NSC NSP NSS EWP EWS NSG = NSP NSY = NSS NSR = EWP+EWS EWG = EWP EWY = EWS EWR = NSP + NSS NSG NSY EWG EWY EWR NSR NSC EWC ©Clark Guest 2009 ECE 25 Logic and Computer Design JK Flip-Flops and T Flip-Flops 25 D C C J K J 0 1 2 3 K 1 0 1 Mux = C T = D C T ©Clark Guest 2009 ECE 25 Logic and Computer Design Verilog for a D Flip-Flop 26 module dff_v(CLK, RESET, D, Q); input CLK, RESET, D; output Q; reg Q; always @ ( posedge CLK or posedge RESET) begin if( RESET) Q <= 0; else Q <= D; end endmodule D CLK RESET Q...
View Full Document

This note was uploaded on 11/03/2009 for the course ECE ECE25 taught by Professor Bill lin during the Fall '09 term at UCSD.

Page1 / 2

Ch05c-Sequential - 24 D C Clock D C D C D C Next Current...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online