Ch08a-Memory

Ch08a-Memory - Clark Guest 2009 ECE 25 Logic and Computer...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Memory ECE 25 Chapter 8 ©Clark Guest 2009 ECE 25 Logic and Computer Design Topics The Concept of Computer Memory Types of Memory Static RAM Dynamic RAM 2 ©Clark Guest 2009 ECE 25 Logic and Computer Design The Concept of Memory 3 2 N x K bits Data In Data Out Address Lines Read Write N K Write: K bits are stored in one of 2 N registers Read: K bits are output from one of 2 N registers Chip Select ©Clark Guest 2009 ECE 25 Logic and Computer Design Addresses, Bits, and Bytes 4 Address Data 00000000 00000001 00000010 00000011 00000100 00000101 00000110 . . . 11111101 11111110 11111111 0 0 0 1 1 1 1 0 0 1 1 0 0 0 1 0 1 1 1 0 0 0 1 1 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 0 1 1 . . . 1 1 1 0 1 1 1 1 1 0 0 0 1 0 0 1 0 0 1 0 1 0 1 0 It is common for computers to have an address for each group of 8 bits, called a byte Address Data 00000000 00000010 00000100 00000110 00001000 00001010 00001100 . . . 11111010
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 3

Ch08a-Memory - Clark Guest 2009 ECE 25 Logic and Computer...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online