This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: ECE230: Digital Logic Fundamentals 2009 Fall Syllabus Instructor: Dr. Jian Ren O ce: 2211 Engineering Building Phone: 353-4379 Email: email@example.com Website: https://angle.msu.edu Class Hours: MWF: 9:10am-10:00am Classroom: 1145 Engineering Building O ce Hours: MW: 1:30pm-3:00pm or by appointment 1 Required Text Brown, Vransic. \Fundamentals of Digital Logic with VHDL Design," Third Edition, McGraw- Hill, 2009. Available at http://catalogs.mhhe.com/mhhe/viewProductDetails.do?isbn= 0077221435 . * A copy of the course textbook should be on reserve in the Engineering Library. 2 Suggested Text 1. Marcovitz, \Introduction to Logic Design," McGraw-Hill, 2002. ISBN: 0-07-247699-0. 2. Katz, \Contemporary Logic Design," Benjaminn n Cummings Publishing Company, 1994. ISBN: 0-8053-2703-7. 3. Perry, \VHDL Programming by Example," McGraw-Hill, 2002. ISBN: 0-07-140070-2. 3 Course Outline Chapter 5: Number Representation and Arithmetic Circuits Chapter 2: Introduction to Logic Circuits Chapter 4: Optimized Implementation of Logic Functions Chapter 6: Combinational Circuits Building Blocks Chapter 7: Flip-Flops, Registers and Counters Chapter 8: Synchronous Sequential Circuits Chapter 9: Asynchronous Sequential Circuits 4 Grading Policy There will be 3 50-minute exams, 5 projects (4 individual, 1 group), and various homework assign- ments. The exams will be returned in class and then re-collected. Homeworks and projects you can keep....
View Full Document
This note was uploaded on 11/04/2009 for the course ECE 230 taught by Professor Ren during the Spring '08 term at Michigan State University.
- Spring '08