VHDL_Intro - 10/12/2009 VHDL Introduction to VHDL Outline...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
10/12/2009 1 VHDL Introduction to VHDL Outline VHDL History Why VHDL? VHDL vs. Verilog VHDL Terminology
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/12/2009 2 VHDL History VHDL stands for VHSIC Hardware Description Language VHSIC stands for Very High Speed Integrated Circuit IBM, TI, and Intermetrics were awarded a contract by DoD to develop a standardized language for VHSIC chips VHDL History This was because many of the companies who were contracting for the DoD were using many different HDLs. 1 st public release was in 1985. Became IEEE standard in 1987 The DoD requires all of its ASIC suppliers to deliver VHDL descriptions of the ASICs and their subcomponents (both behavioral and structural)
Background image of page 2
10/12/2009 3 Why VHDL? Can be used to model a digital system Has elements that can be used to describe behavior or structure of the digital system Can specify timing explicitly VHDL is technology-independent: Once a system is described in VHDL, it can be synthesized in any technology It is an IEEE standard (1076-1987), revised every
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 8

VHDL_Intro - 10/12/2009 VHDL Introduction to VHDL Outline...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online