ee101_hw6

ee101_hw6 - EE 101 Homework 6 Fall 09 Redekopp Name Due...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EE 101 Homework 6 Fall ’0 9 ● Redekopp Name: _________________________________________ Lecture 9:30 / 12:30 / 2:00 Due: Tues. Nov. 3 rd in class Score: ________ Show work to get full credit. Remember, use on only one side of the paper and staple them together. Only use a calculator to CHECK your work, not to DO your work. 1) (10 pts.) Examine the two circuits below and determine whether each is a valid bistable element. Write out a truth table and attempt to identify the remember (hold) case. From there identify the set and reset case. Label the inputs as S, /S, R, /R appropriately. Label the outputs as Q or Q’ appropriately. If any of the circuits below are not valid bistable elements, state which operation they cannot perform (set, reset, hold/remember). Hint: For the XNOR gates, when analyzing the Set or Reset cases, trace Q around the loop at least twice. Ensure that the outputs will stabilize at some point. If they don’t, then it is not valid. 2)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/08/2009 for the course EE 101 at USC.

Page1 / 4

ee101_hw6 - EE 101 Homework 6 Fall 09 Redekopp Name Due...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online