{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE101Lecture22

EE101Lecture22 - Lecture 22 Slides Sequential Datapath...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
© Mark Redekopp, All rights reserved Lecture 22 Slides Sequential Datapath Units (Registers, Register w/ Enables, Counters)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
© Mark Redekopp, All rights reserved Sequential Datapath Units After studying the basics of combinational logic we built up a set of larger components like adders, muxes, and comparators Now with our basic sequential logic tools, we can build a set of commonly used sequential devices (i.e. devices that need some kind of memory) Registers: Store a data value / number until it needs to be updated or consumed Counters: Progress through a sequence of numbers (i.e. count up or down).
Background image of page 2
© Mark Redekopp, All rights reserved Accumulator We previously built an accumulator by using 1 D-FF per adder output Each D-FF was tied to the same CLK and CLEAR signal A collection of D- FF’s with a common CLK and CLEAR or PRESET is known as a register Usually stores one logical value (i.e. a number) A0 A1 C0 A2 A3 B0 B1 B2 B3 C4 S0 S1 S2 S3 ‘283 X0 X1 X2 X3 D Q D Q D Q D Q Clock Y0 Y1 Y2 Y3 Z0 Z1 Z2 Z3 0 Clear
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
© Mark Redekopp, All rights reserved Registers A Register is a group of D- FF’s tied to a common clock and clear (reset) input
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}